



M29F100BT M29F100BB

1 Mbit (128Kb x8 or 64Kb x16, Boot Block)
Single Supply Flash Memory

- SINGLE $5V \pm 10\%$ SUPPLY VOLTAGE for PROGRAM, ERASE and READ OPERATIONS
- ACCESS TIME: 45ns
- PROGRAMMING TIME
 - 8 μ s per Byte/Word typical
- 5 MEMORY BLOCKS
 - 1 Boot Block (Top or Bottom Location)
 - 2 Parameter and 2 Main Blocks
- PROGRAM/ERASE CONTROLLER
 - Embedded Byte/Word Program algorithm
 - Embedded Multi-Block/Chip Erase algorithm
 - Status Register Polling and Toggle Bits
 - Ready/Busy Output Pin
- ERASE SUSPEND and RESUME MODES
 - Read and Program another Block during Erase Suspend
- UNLOCK BYPASS PROGRAM COMMAND
 - Faster Production/Batch Programming
- TEMPORARY BLOCK UNPROTECTION MODE
- LOW POWER CONSUMPTION
 - Standby and Automatic Standby
- 100,000 PROGRAM/ERASE CYCLES per BLOCK
- 20 YEARS DATA RETENTION
 - Defectivity below 1 ppm/year
- ELECTRONIC SIGNATURE
 - Manufacturer Code: 0020h
 - Top Device Code M29F100BT: 00D0h
 - Bottom Device Code M29F100BB: 00D1h




Figure 1. Logic Diagram





Figure 3. SO Connections



SUMMARY DESCRIPTION

The M29F100B is a 1 Mbit (128Kb x8 or 64Kb x16) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single 5V supply. On power-up the memory defaults to its Read mode where it can be read in the same way as a ROM or EPROM. The M29F100B is fully backward compatible with the M29F100.

The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased. Each block can be protected independently to prevent accidental Program or Erase commands from modifying the memory. Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents. The end of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards.

Table 2. Absolute Maximum Ratings ⁽¹⁾

| Symbol | Parameter | Value | Unit |
|--------------------------------|--|--------------|------|
| T _A | Ambient Operating Temperature (Temperature Range Option 1) | 0 to 70 | °C |
| | Ambient Operating Temperature (Temperature Range Option 6) | –40 to 85 | °C |
| | Ambient Operating Temperature (Temperature Range Option 3) | –40 to 125 | °C |
| T _{BIAS} | Temperature Under Bias | –50 to 125 | °C |
| T _{STG} | Storage Temperature | –65 to 150 | °C |
| V _{IO} ⁽²⁾ | Input or Output Voltage | –0.6 to 6 | V |
| V _{CC} | Supply Voltage | –0.6 to 6 | V |
| V _{ID} | Identification Voltage | –0.6 to 13.5 | V |

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. Minimum Voltage may undershoot to –2V during transition and for less than 20ns during transitions.

The blocks in the memory are asymmetrically arranged, see Tables 3 and 4, Block Addresses. The first or last 64 Kbytes have been divided into four additional blocks. The 16 Kbyte Boot Block can be used for small initialization code to start the microprocessor, the two 8 Kbyte Parameter Blocks can be used for parameter storage and the remaining 32K is a small Main Block where the application may be stored.

Chip Enable, Output Enable and Write Enable signals control the bus operation of the memory. They allow simple connection to most microprocessors, often without additional logic.

The memory is offered in TSOP48 (12 x 20mm) and SO44 packages and it is supplied with all the bits erased (set to '1').

**Table 3. Top Boot Block Addresses
M29F100BT**

| # | Size (Kbytes) | Address Range (x8) | Address Range (x16) |
|---|---------------|--------------------|---------------------|
| 4 | 16 | 1C000h-1FFFFh | E000h-FFFFh |
| 3 | 8 | 1A000h-1BFFFh | D000h-DFFFh |
| 2 | 8 | 18000h-19FFFh | C000h-CFFFh |
| 1 | 32 | 10000h-17FFFh | 8000h-BFFFh |
| 0 | 64 | 00000h-0FFFFh | 0000h-7FFFh |

**Table 4. Bottom Boot Block Addresses
M29F100BB**

| # | Size (Kbytes) | Address Range (x8) | Address Range (x16) |
|---|---------------|--------------------|---------------------|
| 4 | 64 | 10000h-1FFFFh | 8000h-FFFFh |
| 3 | 32 | 08000h-0FFFFh | 4000h-7FFFh |
| 2 | 8 | 06000h-07FFFh | 3000h-3FFFh |
| 1 | 8 | 04000h-05FFFh | 2000h-2FFFh |
| 0 | 16 | 00000h-03FFFh | 0000h-1FFFh |

SIGNAL DESCRIPTIONS

See Figure 1, Logic Diagram, and Table 1, Signal Names, for a brief overview of the signals connected to this device.

Address Inputs (A0-A15). The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine.

Data Inputs/Outputs (DQ0-DQ7). The Data Inputs/Outputs output the data stored at the selected address during a Bus Read operation. During Bus Write operations they represent the commands sent to the Command Interface of the internal state machine.

Data Inputs/Outputs (DQ8-DQ14). The Data Inputs/Outputs output the data stored at the selected address during a Bus Read operation when $\overline{\text{BYTE}}$ is High, V_{IH} . When $\overline{\text{BYTE}}$ is Low, V_{IL} , these pins are not used and are high impedance. During Bus Write operations the Command Register does not use these bits. When reading the Status Register these bits should be ignored.

Data Input/Output or Address Input (DQ15A-1). When $\overline{\text{BYTE}}$ is High, V_{IH} , this pin behaves as a Data Input/Output pin (as DQ8-DQ14). When $\overline{\text{BYTE}}$ is Low, V_{IL} , this pin behaves as an address pin; DQ15A-1 Low will select the LSB of the Word on the other addresses, DQ15A-1 High will select the MSB. Throughout the text consider references to the Data Input/Output to include this pin when $\overline{\text{BYTE}}$ is High and references to the Address Inputs to include this pin when $\overline{\text{BYTE}}$ is Low except when stated explicitly otherwise.

Chip Enable ($\overline{\text{E}}$). The Chip Enable, $\overline{\text{E}}$, activates the memory, allowing Bus Read and Bus Write operations to be performed. When Chip Enable is High, V_{IH} , all other pins are ignored.

Output Enable ($\overline{\text{G}}$). The Output Enable, $\overline{\text{G}}$, controls the Bus Read operation of the memory.

Write Enable ($\overline{\text{W}}$). The Write Enable, $\overline{\text{W}}$, controls the Bus Write operation of the memory's Command Interface.

Reset/Block Temporary Unprotect ($\overline{\text{RP}}$). The Reset/Block Temporary Unprotect pin can be used to apply a Hardware Reset to the memory or to temporarily unprotect all Blocks that have been protected.

A Hardware Reset is achieved by holding Reset/Block Temporary Unprotect Low, V_{IL} , for at least t_{PLPX} . After Reset/Block Temporary Unprotect goes High, V_{IH} , the memory will be ready for Bus Read and Bus Write operations after t_{PHEL} or

t_{RHEL} , whichever occurs last. See the Ready/Busy Output section, Table 17 and Figure 11, Reset/Temporary Unprotect AC Characteristics for more details.

Holding $\overline{\text{RP}}$ at V_{ID} will temporarily unprotect the protected Blocks in the memory. Program and Erase operations on all blocks will be possible. The transition from V_{IH} to V_{ID} must be slower than t_{PHPHH} .

Ready/Busy Output ($\overline{\text{RB}}$). The Ready/Busy pin is an open-drain output that can be used to identify when the memory array can be read. Ready/Busy is high-impedance during Read mode, Auto Select mode and Erase Suspend mode.

After a Hardware Reset, Bus Read and Bus Write operations cannot begin until Ready/Busy becomes high-impedance. See Table 17 and Figure 11, Reset/Temporary Unprotect AC Characteristics.

During Program or Erase operations Ready/Busy is Low, V_{OL} . Ready/Busy will remain Low during Read/Reset commands or Hardware Resets until the memory is ready to enter Read mode.

The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor. A Low will then indicate that one, or more, of the memories is busy.

Byte/Word Organization Select ($\overline{\text{BYTE}}$). The Byte/Word Organization Select pin is used to switch between the 8-bit and 16-bit Bus modes of the memory. When Byte/Word Organization Select is Low, V_{IL} , the memory is in 8-bit mode, when it is High, V_{IH} , the memory is in 16-bit mode.

VCC Supply Voltage. The V_{CC} Supply Voltage supplies the power for all operations (Read, Program, Erase etc.).

The Command Interface is disabled when the V_{CC} Supply Voltage is less than the Lockout Voltage, V_{LKO} . This prevents Bus Write operations from accidentally damaging the data during power up, power down and power surges. If the Program/Erase Controller is programming or erasing during this time then the operation aborts and the memory contents being altered will be invalid.

A 0.1 μF capacitor should be connected between the V_{CC} Supply Voltage pin and the V_{SS} Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations, I_{CC4} .

VSS Ground. The V_{SS} Ground is the reference for all voltage measurements.

BUS OPERATIONS

There are five standard bus operations that control the device. These are Bus Read, Bus Write, Output Disable, Standby and Automatic Standby. See Tables 5 and 6, Bus Operations, for a summary. Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect bus operations.

Bus Read. Bus Read operations read from the memory cells, or specific registers in the Command Interface. A valid Bus Read operation involves setting the desired address on the Address Inputs, applying a Low signal, V_{IL} , to Chip Enable and Output Enable and keeping Write Enable High, V_{IH} . The Data Inputs/Outputs will output the value, see Figure 8, Read Mode AC Waveforms, and Table 14, Read AC Characteristics, for details of when the output becomes valid.

Bus Write. Bus Write operations write to the Command Interface. A valid Bus Write operation begins by setting the desired address on the Address Inputs. The Address Inputs are latched by the Command Interface on the falling edge of Chip Enable or Write Enable, whichever occurs last. The Data Inputs/Outputs are latched by the Command Interface on the rising edge of Chip Enable or Write Enable, whichever occurs first. Output Enable must remain High, V_{IH} , during the whole Bus Write operation. See Figures 9 and 10, Write AC Waveforms, and Tables 15 and 16, Write AC Characteristics, for details of the timing requirements.

Output Disable. The Data Inputs/Outputs are in the high impedance state when Output Enable is High, V_{IH} .

Table 5. Bus Operations, $\overline{\text{BYTE}} = V_{IL}$

| Operation | $\overline{\text{E}}$ | $\overline{\text{G}}$ | $\overline{\text{W}}$ | Address Inputs DQ15A-1, A0-A15 | Data Inputs/Outputs | |
|------------------------|-----------------------|-----------------------|-----------------------|--|---------------------|------------------------------------|
| | | | | | DQ14-DQ8 | DQ7-DQ0 |
| Bus Read | V_{IL} | V_{IL} | V_{IH} | Cell Address | Hi-Z | Data Output |
| Bus Write | V_{IL} | V_{IH} | V_{IL} | Command Address | Hi-Z | Data Input |
| Output Disable | X | V_{IH} | V_{IH} | X | Hi-Z | Hi-Z |
| Standby | V_{IH} | X | X | X | Hi-Z | Hi-Z |
| Read Manufacturer Code | V_{IL} | V_{IL} | V_{IH} | A0 = V_{IL} , A1 = V_{IL} , A9 = V_{ID} , Others V_{IL} or V_{IH} | Hi-Z | 20h |
| Read Device Code | V_{IL} | V_{IL} | V_{IH} | A0 = V_{IH} , A1 = V_{IL} , A9 = V_{ID} , Others V_{IL} or V_{IH} | Hi-Z | D0h (M29F100BT) D1h (M29F100BB) |

Note: X = V_{IL} or V_{IH} .

Table 6. Bus Operations, $\overline{\text{BYTE}} = V_{IH}$

| Operation | $\overline{\text{E}}$ | $\overline{\text{G}}$ | $\overline{\text{W}}$ | Address Inputs A0-A15 | Data Inputs/Outputs DQ15A-1, DQ14-DQ0 |
|------------------------|-----------------------|-----------------------|-----------------------|--|--|
| Bus Read | V_{IL} | V_{IL} | V_{IH} | Cell Address | Data Output |
| Bus Write | V_{IL} | V_{IH} | V_{IL} | Command Address | Data Input |
| Output Disable | X | V_{IH} | V_{IH} | X | Hi-Z |
| Standby | V_{IH} | X | X | X | Hi-Z |
| Read Manufacturer Code | V_{IL} | V_{IL} | V_{IH} | A0 = V_{IL} , A1 = V_{IL} , A9 = V_{ID} , Others V_{IL} or V_{IH} | 0020h |
| Read Device Code | V_{IL} | V_{IL} | V_{IH} | A0 = V_{IH} , A1 = V_{IL} , A9 = V_{ID} , Others V_{IL} or V_{IH} | 00D0h (M29F100BT) 00D1h (M29F100BB) |

Note: X = V_{IL} or V_{IH} .

Standby. When Chip Enable is High, V_{IH} , the Data Inputs/Outputs pins are placed in the high-impedance state and the Supply Current is reduced to the Standby level.

When Chip Enable is at V_{IH} the Supply Current is reduced to the TTL Standby Supply Current, I_{CC2} . To further reduce the Supply Current to the CMOS Standby Supply Current, I_{CC3} , Chip Enable should be held within $V_{CC} \pm 0.2V$. For Standby current levels see Table 13, DC Characteristics.

During program or erase operations the memory will continue to use the Program/Erase Supply Current, I_{CC4} , for Program or Erase operations until the operation completes.

Automatic Standby. If CMOS levels ($V_{CC} \pm 0.2V$) are used to drive the bus and the bus is inactive for 150ns or more the memory enters Automatic Standby where the internal Supply Current is reduced to the CMOS Standby Supply Current, I_{CC3} . The Data Inputs/Outputs will still output data if a Bus Read operation is in progress.

Special Bus Operations

Additional bus operations can be performed to read the Electronic Signature and also to apply and remove Block Protection. These bus operations are intended for use by programming equipment and are not usually used in applications. They require V_{ID} to be applied to some pins.

Electronic Signature. The memory has two codes, the manufacturer code and the device code, that can be read to identify the memory. These codes can be read by applying the signals listed in Tables 5 and 6, Bus Operations.

Block Protection and Blocks Unprotection. Each block can be separately protected against accidental Program or Erase. Protected blocks can be unprotected to allow data to be changed.

There are two methods available for protecting and unprotecting the blocks, one for use on programming equipment and the other for in-system use. For further information refer to Application Note AN1122, Applying Protection and Unprotection to M29 Series Flash.

COMMAND INTERFACE

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations.

Failure to observe a valid sequence of Bus Write operations will result in the memory returning to Read mode. The long command sequences are imposed to maximize data security.

The address used for the commands changes depending on whether the memory is in 16-bit or 8-bit mode. See either Table 7, or 8, depending on the configuration that is being used, for a summary of the commands.

Read/Reset Command. The Read/Reset command returns the memory to its Read mode where it behaves like a ROM or EPROM. It also resets the errors in the Status Register. Either one or three Bus Write operations can be used to issue the Read/Reset command.

If the Read/Reset command is issued during a Block Erase operation or following a Programming or Erase error then the memory will take up to 10 μ s to abort. During the abort period no valid data can be read from the memory. Issuing a Read/Reset command during a Block Erase operation will leave invalid data in the memory.

Auto Select Command. The Auto Select command is used to read the Manufacturer Code, the Device Code and the Block Protection Status. Three consecutive Bus Write operations are required to issue the Auto Select command. Once the Auto Select command is issued the memory remains in Auto Select mode until another command is issued.

From the Auto Select mode the Manufacturer Code can be read using a Bus Read operation with $A0 = V_{IL}$ and $A1 = V_{IL}$. The other address bits may be set to either V_{IL} or V_{IH} . The Manufacturer Code for STMicroelectronics is 0020h.

The Device Code can be read using a Bus Read operation with $A0 = V_{IH}$ and $A1 = V_{IL}$. The other address bits may be set to either V_{IL} or V_{IH} . The Device Code for the M29F100BT is 00D0h and for the M29F100BB is 00D1h.

The Block Protection Status of each block can be read using a Bus Read operation with $A0 = V_{IL}$, $A1 = V_{IH}$, and $A12-A15$ specifying the address of the block. The other address bits may be set to either V_{IL} or V_{IH} . If the addressed block is protected then 01h is output on Data Inputs/Outputs DQ0-DQ7, otherwise 00h is output.

Table 7. Commands, 16-bit mode, $\overline{\text{BYTE}} = V_{IH}$

| Command | Length | Bus Write Operations | | | | | | | | | | | |
|-----------------------|--------|----------------------|------|------|------|------|------|------|------|------|------|------|------|
| | | 1st | | 2nd | | 3rd | | 4th | | 5th | | 6th | |
| | | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data |
| Read/Reset | 1 | X | F0 | | | | | | | | | | |
| | 3 | 555 | AA | 2AA | 55 | X | F0 | | | | | | |
| Auto Select | 3 | 555 | AA | 2AA | 55 | 555 | 90 | | | | | | |
| Program | 4 | 555 | AA | 2AA | 55 | 555 | A0 | PA | PD | | | | |
| Unlock Bypass | 3 | 555 | AA | 2AA | 55 | 555 | 20 | | | | | | |
| Unlock Bypass Program | 2 | X | A0 | PA | PD | | | | | | | | |
| Unlock Bypass Reset | 2 | X | 90 | X | 00 | | | | | | | | |
| Chip Erase | 6 | 555 | AA | 2AA | 55 | 555 | 80 | 555 | AA | 2AA | 55 | 555 | 10 |
| Block Erase | 6+ | 555 | AA | 2AA | 55 | 555 | 80 | 555 | AA | 2AA | 55 | BA | 30 |
| Erase Suspend | 1 | X | B0 | | | | | | | | | | |
| Erase Resume | 1 | X | 30 | | | | | | | | | | |

Table 8. Commands, 8-bit mode, $\overline{\text{BYTE}} = V_{IL}$

| Command | Length | Bus Write Operations | | | | | | | | | | | |
|-----------------------|--------|----------------------|------|------|------|------|------|------|------|------|------|------|------|
| | | 1st | | 2nd | | 3rd | | 4th | | 5th | | 6th | |
| | | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data |
| Read/Reset | 1 | X | F0 | | | | | | | | | | |
| | 3 | AAA | AA | 555 | 55 | X | F0 | | | | | | |
| Auto Select | 3 | AAA | AA | 555 | 55 | AAA | 90 | | | | | | |
| Program | 4 | AAA | AA | 555 | 55 | AAA | A0 | PA | PD | | | | |
| Unlock Bypass | 3 | AAA | AA | 555 | 55 | AAA | 20 | | | | | | |
| Unlock Bypass Program | 2 | X | A0 | PA | PD | | | | | | | | |
| Unlock Bypass Reset | 2 | X | 90 | X | 00 | | | | | | | | |
| Chip Erase | 6 | AAA | AA | 555 | 55 | AAA | 80 | AAA | AA | 555 | 55 | AAA | 10 |
| Block Erase | 6+ | AAA | AA | 555 | 55 | AAA | 80 | AAA | AA | 555 | 55 | BA | 30 |
| Erase Suspend | 1 | X | B0 | | | | | | | | | | |
| Erase Resume | 1 | X | 30 | | | | | | | | | | |

Note: X Don't Care, PA Program Address, PD Program Data, BA Any address in the Block.

All values in the table are in hexadecimal.

The Command Interface only uses A-1, A0-A10 and DQ0-DQ7 to verify the commands; A11-A15, DQ8-DQ14 and DQ15 are Don't Care. DQ15A-1 is A-1 when $\overline{\text{BYTE}} = V_{IL}$ or DQ15 when $\overline{\text{BYTE}} = V_{IH}$.

Read/Reset. After a Read/Reset command, read the memory as normal until another command is issued.

Auto Select. After an Auto Select command, read Manufacturer ID, Device ID or Block Protection Status.

Program, Unlock Bypass Program, Chip Erase, Block Erase. After these commands read the Status Register until the Program/Erase Controller completes and the memory returns to Read Mode. Add additional Blocks during Block Erase Command with additional Bus Write Operations until the Timeout Bit is set.

Unlock Bypass. After the Unlock Bypass command issue Unlock Bypass Program or Unlock Bypass Reset commands.

Unlock Bypass Reset. After the Unlock Bypass Reset command read the memory as normal until another command is issued.

Erase Suspend. After the Erase Suspend command read non-erasing memory blocks as normal, issue Auto Select and Program commands on non-erasing blocks as normal.

Erase Resume. After the Erase Resume command the suspended Erase operation resumes, read the Status Register until the Program/Erase Controller completes and the memory returns to Read Mode.

Program Command. The Program command can be used to program a value to one address in the memory array at a time. The command requires four Bus Write operations, the final write operation latches the address and data in the internal state machine and starts the Program/Erase Controller.

If the address falls in a protected block then the Program command is ignored, the data remains unchanged. The Status Register is never read and no error condition is given.

During the program operation the memory will ignore all commands. It is not possible to issue any command to abort or pause the operation. Typical program times are given in Table 9. Bus Read operations during the program operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the program operation has completed the memory will return to the Read mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read mode.

Note that the Program command cannot change a bit set at '0' back to '1'. One of the Erase Commands must be used to set all the bits in a block or in the whole memory from '0' to '1'.

Unlock Bypass Command. The Unlock Bypass command is used in conjunction with the Unlock Bypass Program command to program the memory. When the access time to the device is long (as with some EPROM programmers) considerable time saving can be made by using these commands. Three Bus Write operations are required to issue the Unlock Bypass command.

Once the Unlock Bypass command has been issued the memory will only accept the Unlock Bypass Program command and the Unlock Bypass Reset command. The memory can be read as if in Read mode.

Unlock Bypass Program Command. The Unlock Bypass Program command can be used to program one address in memory at a time. The

command requires two Bus Write operations, the final write operation latches the address and data in the internal state machine and starts the Program/Erase Controller.

The Program operation using the Unlock Bypass Program command behaves identically to the Program operation using the Program command. A protected block cannot be programmed; the operation cannot be aborted and the Status Register is read. Errors must be reset using the Read/Reset command, which leaves the device in Unlock Bypass Mode. See the Program command for details on the behavior.

Unlock Bypass Reset Command. The Unlock Bypass Reset command can be used to return to Read/Reset mode from Unlock Bypass Mode. Two Bus Write operations are required to issue the Unlock Bypass Reset command.

Chip Erase Command. The Chip Erase command can be used to erase the entire chip. Six Bus Write operations are required to issue the Chip Erase Command and start the Program/Erase Controller.

If any blocks are protected then these are ignored and all the other blocks are erased. If all of the blocks are protected the Chip Erase operation appears to start but will terminate within about 100 μ s, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the erase operation the memory will ignore all commands. It is not possible to issue any command to abort the operation. Typical chip erase times are given in Table 9. All Bus Read operations during the Chip Erase operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the Chip Erase operation has completed the memory will return to the Read Mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read Mode.

The Chip Erase Command sets all of the bits in unprotected blocks of the memory to '1'. All previous data is lost.

Block Erase Command. The Block Erase command can be used to erase a list of one or more blocks. Six Bus Write operations are required to select the first block in the list. Each additional block in the list can be selected by repeating the sixth Bus Write operation using the address of the additional block. The Block Erase operation starts the Program/Erase Controller about 50 μ s after the last Bus Write operation. Once the Program/Erase Controller starts it is not possible to select any more blocks. Each additional block must therefore be selected within 50 μ s of the last block. The 50 μ s timer restarts when an additional block is selected. The Status Register can be read after the sixth Bus Write operation. See the Status Register for details on how to identify if the Program/Erase Controller has started the Block Erase operation.

If any selected blocks are protected then these are ignored and all the other selected blocks are erased. If all of the selected blocks are protected the Block Erase operation appears to start but will terminate within about 100 μ s, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the Block Erase operation the memory will ignore all commands except the Erase Suspend and Read/Reset commands. Typical block erase times are given in Table 9. All Bus Read operations during the Block Erase operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the Block Erase operation has completed the memory will return to the Read Mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register.

ter. A Read/Reset command must be issued to reset the error condition and return to Read mode.

The Block Erase Command sets all of the bits in the unprotected selected blocks to '1'. All previous data in the selected blocks is lost.

Erase Suspend Command. The Erase Suspend Command may be used to temporarily suspend a Block Erase operation and return the memory to Read mode. The command requires one Bus Write operation.

The Program/Erase Controller will suspend within 15 μ s of the Erase Suspend Command being issued. Once the Program/Erase Controller has stopped the memory will be set to Read mode and the Erase will be suspended. If the Erase Suspend command is issued during the period when the memory is waiting for an additional block (before the Program/Erase Controller starts) then the Erase is suspended immediately and will start immediately when the Erase Resume Command is issued. It will not be possible to select any further blocks for erasure after the Erase Resume.

During Erase Suspend it is possible to Read and Program cells in blocks that are not being erased; both Read and Program operations behave as normal on these blocks. Reading from blocks that are being erased will output the Status Register. It is also possible to enter the Auto Select mode: the memory will behave as in the Auto Select mode on all blocks until a Read/Reset command returns the memory to Erase Suspend mode.

Erase Resume Command. The Erase Resume command must be used to restart the Program/Erase Controller from Erase Suspend. An erase can be suspended and resumed more than once.

Table 9. Program, Erase Times and Program, Erase Endurance Cycles
($T_A = 0$ to 70°C, -40 to 85°C or -40 to 125°C)

| Parameter | Min | Typ ⁽¹⁾ | Typical after 100k W/E Cycles ⁽¹⁾ | Max | Unit |
|--|---------|--------------------|---|-----|---------|
| Chip Erase (All bits in the memory set to '0') | | 0.6 | 0.6 | | sec |
| Chip Erase | | 1.3 | 1.3 | 6 | sec |
| Block Erase (64 Kbytes) | | 0.6 | 0.6 | 4 | sec |
| Program (Byte or Word) | | 8 | 8 | 150 | μ s |
| Chip Program (Byte by Byte) | | 1.2 | 1.2 | 4.5 | sec |
| Chip Program (Word by Word) | | 0.6 | 0.6 | 2.5 | sec |
| Program/Erase Cycles (per Block) | 100,000 | | | | cycles |

Note: 1. $T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V}$.

STATUS REGISTER

Bus Read operations from any address always read the Status Register during Program and Erase operations. It is also read during Erase Suspend when an address within a block being erased is accessed.

The bits in the Status Register are summarized in Table 10, Status Register Bits.

Data Polling Bit (DQ7). The Data Polling Bit can be used to identify whether the Program/Erase Controller has successfully completed its operation or if it has responded to an Erase Suspend. The Data Polling Bit is output on DQ7 when the Status Register is read.

During Program operations the Data Polling Bit outputs the complement of the bit being programmed to DQ7. After successful completion of the Program operation the memory returns to Read mode and Bus Read operations from the address just programmed output DQ7, not its complement.

During Erase operations the Data Polling Bit outputs '0', the complement of the erased state of DQ7. After successful completion of the Erase operation the memory returns to Read Mode.

In Erase Suspend mode the Data Polling Bit will output a '1' during a Bus Read operation within a block being erased. The Data Polling Bit will change from a '0' to a '1' when the Program/Erase Controller has suspended the Erase operation.

Figure 4, Data Polling Flowchart, gives an example of how to use the Data Polling Bit. A Valid Ad-

dress is the address being programmed or an address within the block being erased.

Toggle Bit (DQ6). The Toggle Bit can be used to identify whether the Program/Erase Controller has successfully completed its operation or if it has responded to an Erase Suspend. The Toggle Bit is output on DQ6 when the Status Register is read.

During Program and Erase operations the Toggle Bit changes from '0' to '1' to '0', etc., with successive Bus Read operations at any address. After successful completion of the operation the memory returns to Read mode.

During Erase Suspend mode the Toggle Bit will output when addressing a cell within a block being erased. The Toggle Bit will stop toggling when the Program/Erase Controller has suspended the Erase operation.

Figure 5, Data Toggle Flowchart, gives an example of how to use the Data Toggle Bit.

Error Bit (DQ5). The Error Bit can be used to identify errors detected by the Program/Erase Controller. The Error Bit is set to '1' when a Program, Block Erase or Chip Erase operation fails to write the correct data to the memory. If the Error Bit is set a Read/Reset command must be issued before other commands are issued. The Error bit is output on DQ5 when the Status Register is read.

Note that the Program command cannot change a bit set at '0' back to '1' and attempting to do so may or may not set DQ5 at '1'. In both cases, a successive Bus Read operation will show the bit is still '0'. One of the Erase commands must be used to set all the bits in a block or in the whole memory from '0' to '1'.

Table 10. Status Register Bits

| Operation | Address | DQ7 | DQ6 | DQ5 | DQ3 | DQ2 | R \overline{B} |
|------------------------------|----------------------|---------------------|-----------|-----|-----|-----------|------------------|
| Program | Any Address | $\overline{DQ7}$ | Toggle | 0 | – | – | 0 |
| Program During Erase Suspend | Any Address | $\overline{DQ7}$ | Toggle | 0 | – | – | 0 |
| Program Error | Any Address | $\overline{DQ7}$ | Toggle | 1 | – | – | 0 |
| Chip Erase | Any Address | 0 | Toggle | 0 | 1 | Toggle | 0 |
| Block Erase before timeout | Erasing Block | 0 | Toggle | 0 | 0 | Toggle | 0 |
| | Non-Erasing Block | 0 | Toggle | 0 | 0 | No Toggle | 0 |
| Block Erase | Erasing Block | 0 | Toggle | 0 | 1 | Toggle | 0 |
| | Non-Erasing Block | 0 | Toggle | 0 | 1 | No Toggle | 0 |
| Erase Suspend | Erasing Block | 1 | No Toggle | 0 | – | Toggle | 1 |
| | Non-Erasing Block | Data read as normal | | | | | 1 |
| Erase Error | Good Block Address | 0 | Toggle | 1 | 1 | No Toggle | 0 |
| | Faulty Block Address | 0 | Toggle | 1 | 1 | Toggle | 0 |

Note: Unspecified data bits should be ignored.

Figure 4. Data Polling Flowchart





Figure 5. Data Toggle Flowchart



Erase Timer Bit (DQ3). The Erase Timer Bit can be used to identify the start of Program/Erase Controller operation during a Block Erase command. Once the Program/Erase Controller starts erasing the Erase Timer Bit is set to '1'. Before the Program/Erase Controller starts the Erase Timer Bit is set to '0' and additional blocks to be erased may be written to the Command Interface. The Erase Timer Bit is output on DQ3 when the Status Register is read.

Alternative Toggle Bit (DQ2). The Alternative Toggle Bit can be used to monitor the Program/Erase controller during Erase operations. The Alternative Toggle Bit is output on DQ2 when the Status Register is read.

During Chip Erase and Block Erase operations the Toggle Bit changes from '0' to '1' to '0', etc., with successive Bus Read operations from addresses



within the blocks being erased. Once the operation completes the memory returns to Read mode.

During Erase Suspend the Alternative Toggle Bit changes from '0' to '1' to '0', etc. with successive Bus Read operations from addresses within the blocks being erased. Bus Read operations to addresses within blocks not being erased will output the memory cell data as if in Read mode.

After an Erase operation that causes the Error Bit to be set the Alternative Toggle Bit can be used to identify which block or blocks have caused the error. The Alternative Toggle Bit changes from '0' to '1' to '0', etc. with successive Bus Read Operations from addresses within blocks that have not erased correctly. The Alternative Toggle Bit does not change if the addressed block has erased correctly.

Table 11. AC Measurement Conditions

| Parameter | M29F100B | |
|---------------------------------------|--------------------|--------------------|
| | 45 | 70 / 90 / 120 |
| AC Test Conditions | High Speed | Standard |
| Load Capacitance (C_L) | 30pF | 100pF |
| Input Rise and Fall Times | $\leq 10\text{ns}$ | $\leq 10\text{ns}$ |
| Input Pulse Voltages | 0 to 3V | 0.45 to 2.4V |
| Input and Output Timing Ref. Voltages | 1.5V | 0.8V and 2.0V |

Figure 6. AC Testing Input Output Waveform

Figure 7. AC Testing Load Circuit

Table 12. Capacitance
 $(T_A = 25^\circ\text{C}, f = 1\text{ MHz})$

| Symbol | Parameter | Test Condition | Min | Max | Unit |
|-----------|--------------------|-----------------------|-----|-----|------|
| C_{IN} | Input Capacitance | $V_{IN} = 0\text{V}$ | | 6 | pF |
| C_{OUT} | Output Capacitance | $V_{OUT} = 0\text{V}$ | | 12 | pF |

Note: Sampled only, not 100% tested.

Table 13. DC Characteristics(T_A = 0 to 70°C, –40 to 85°C or –40 to 125°C)

| Symbol | Parameter | Test Condition | Typ ⁽²⁾ | Min | Max | Unit |
|---------------------------------|---|--|--------------------|----------------------|----------------------|------|
| I _{LI} | Input Leakage Current | 0V ≤ V _{IN} ≤ V _{CC} | | | ±1 | μA |
| I _{LO} | Output Leakage Current | 0V ≤ V _{OUT} ≤ V _{CC} | | | ±1 | μA |
| I _{CC1} | Supply Current (Read) | $\overline{E} = V_{IL}, \overline{G} = V_{IH},$ f = 6MHz | 6 | | 20 | mA |
| I _{CC2} | Supply Current (Standby) TTL | $\overline{E} = V_{IH}$ | | | 1 | mA |
| I _{CC3} | Supply Current (Standby) CMOS | $\overline{E} = V_{CC} \pm 0.2V,$ $\overline{RP} = V_{CC} \pm 0.2V$ | 30 | | 100 | μA |
| I _{CC4} ⁽¹⁾ | Supply Current (Program/Erase) | Program/Erase Controller active | | | 20 | mA |
| V _{IL} | Input Low Voltage | | | –0.5 | 0.8 | V |
| V _{IH} | Input High Voltage | | | 2 | V _{CC} +0.5 | V |
| V _{OL} | Output Low Voltage | I _{OL} = 5.8mA | | | 0.45 | V |
| V _{OH} | Output High Voltage TTL | I _{OH} = –2.5mA | | 2.4 | | V |
| | Output High Voltage CMOS | I _{OH} = –100μA | | V _{CC} –0.4 | | V |
| V _{ID} | Identification Voltage | | | 11.5 | 12.5 | V |
| I _{ID} | Identification Current | A9 = V _{ID} | | | 100 | μA |
| V _{LKO} ⁽¹⁾ | Program/Erase Lockout Supply Voltage | | | 3.2 | 4.2 | V |

Note: 1. Sampled only, not 100% tested.

2. T_A = 25°C, V_{CC} = 5V.

M29F100BT, M29F100BB

Table 14. Read AC Characteristics

(TA = 0 to 70°C, -40 to 85°C or -40 to 125°C)

| Symbol | Alt | Parameter | Test Condition | | M29F100B | | Unit |
|---|--|---|--|-----|----------|---------------|------|
| | | | | | 45 | 70 / 90 / 120 | |
| t _{AVAV} | t _{RC} | Address Valid to Next Address Valid | $\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$ | Min | 45 | 70 | ns |
| t _{AVQV} | t _{ACC} | Address Valid to Output Valid | $\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$ | Max | 45 | 70 | ns |
| t _{ELQX} ⁽¹⁾ | t _{LZ} | Chip Enable Low to Output Transition | $\overline{G} = V_{IL}$ | Min | 0 | 0 | ns |
| t _{ELQV} | t _{CE} | Chip Enable Low to Output Valid | $\overline{G} = V_{IL}$ | Max | 45 | 70 | ns |
| t _{GLQX} ⁽¹⁾ | t _{OLZ} | Output Enable Low to Output Transition | $\overline{E} = V_{IL}$ | Min | 0 | 0 | ns |
| t _{GLQV} | t _{OE} | Output Enable Low to Output Valid | $\overline{E} = V_{IL}$ | Max | 25 | 30 | ns |
| t _{EHQZ} ⁽¹⁾ | t _{HZ} | Chip Enable High to Output Hi-Z | $\overline{G} = V_{IL}$ | Max | 15 | 20 | ns |
| t _{GHQZ} ⁽¹⁾ | t _{DF} | Output Enable High to Output Hi-Z | $\overline{E} = V_{IL}$ | Max | 15 | 20 | ns |
| t _{EHQX} t _{GHQX} t _{AXQX} | t _{OH} | Chip Enable, Output Enable or Address Transition to Output Transition | | Min | 0 | 0 | ns |
| t _{ELBL} t _{ELBH} | t _{ELFL} t _{ELFH} | Chip Enable to \overline{BYTE} Low or High | | Max | 5 | 5 | ns |
| t _{BLQZ} | t _{FLQZ} | \overline{BYTE} Low to Output Hi-Z | | Max | 15 | 20 | ns |
| t _{BHQV} | t _{FHQV} | \overline{BYTE} High to Output Valid | | Max | 30 | 30 | ns |

Note: 1. Sampled only, not 100% tested.

Figure 8. Read Mode AC Waveforms




Table 15. Write AC Characteristics, Write Enable Controlled
 ($T_A = 0$ to $70\text{ }^{\circ}\text{C}$, -40 to $85\text{ }^{\circ}\text{C}$ or -40 to $125\text{ }^{\circ}\text{C}$)

| Symbol | Alt | Parameter | | M29F100B | | Unit |
|------------------|------------|--|-----|----------|---------------|---------------|
| | | | | 45 | 70 / 90 / 120 | |
| t_{AVAV} | t_{WC} | Address Valid to Next Address Valid | Min | 45 | 70 | ns |
| t_{ELWL} | t_{CS} | Chip Enable Low to Write Enable Low | Min | 0 | 0 | ns |
| t_{WLWH} | t_{WP} | Write Enable Low to Write Enable High | Min | 40 | 45 | ns |
| t_{DVWH} | t_{DS} | Input Valid to Write Enable High | Min | 25 | 30 | ns |
| t_{WHDX} | t_{DH} | Write Enable High to Input Transition | Min | 0 | 0 | ns |
| t_{WHEH} | t_{CH} | Write Enable High to Chip Enable High | Min | 0 | 0 | ns |
| t_{WHWL} | t_{WPH} | Write Enable High to Write Enable Low | Min | 20 | 20 | ns |
| t_{AVWL} | t_{AS} | Address Valid to Write Enable Low | Min | 0 | 0 | ns |
| t_{WLAX} | t_{AH} | Write Enable Low to Address Transition | Min | 40 | 45 | ns |
| t_{GHWL} | | Output Enable High to Write Enable Low | Min | 0 | 0 | ns |
| t_{WHGL} | t_{OEHL} | Write Enable High to Output Enable Low | Min | 0 | 0 | ns |
| $t_{WHRL}^{(1)}$ | t_{BUSY} | Program/Erase Valid to \overline{RB} Low | Max | 30 | 30 | ns |
| t_{VCHEL} | t_{VCS} | V_{CC} High to Chip Enable Low | Min | 50 | 50 | μs |

Note: 1. Sampled only, not 100% tested.

Figure 9. Write AC Waveforms, Write Enable Controlled




Table 16. Write AC Characteristics, Chip Enable Controlled
 $(T_A = 0 \text{ to } 70 \text{ }^{\circ}\text{C}, -40 \text{ to } 85 \text{ }^{\circ}\text{C} \text{ or } -40 \text{ to } 125 \text{ }^{\circ}\text{C})$

| Symbol | Alt | Parameter | | M29F100B | | Unit |
|------------------|------------|--|-----|----------|---------------|---------------|
| | | | | 45 | 70 / 90 / 120 | |
| t_{AVAV} | t_{WC} | Address Valid to Next Address Valid | Min | 45 | 70 | ns |
| t_{WLEL} | t_{WS} | Write Enable Low to Chip Enable Low | Min | 0 | 0 | ns |
| t_{ELEH} | t_{CP} | Chip Enable Low to Chip Enable High | Min | 40 | 45 | ns |
| t_{DVEH} | t_{DS} | Input Valid to Chip Enable High | Min | 25 | 30 | ns |
| t_{EHDX} | t_{DH} | Chip Enable High to Input Transition | Min | 0 | 0 | ns |
| t_{EHWL} | t_{WH} | Chip Enable High to Write Enable High | Min | 0 | 0 | ns |
| t_{EHEL} | t_{CPH} | Chip Enable High to Chip Enable Low | Min | 20 | 20 | ns |
| t_{AVEL} | t_{AS} | Address Valid to Chip Enable Low | Min | 0 | 0 | ns |
| t_{ELAX} | t_{AH} | Chip Enable Low to Address Transition | Min | 40 | 45 | ns |
| t_{GHEL} | | Output Enable High Chip Enable Low | Min | 0 | 0 | ns |
| t_{EHGL} | t_{OEHL} | Chip Enable High to Output Enable Low | Min | 0 | 0 | ns |
| $t_{EHRL}^{(1)}$ | t_{BUSY} | Program/Erase Valid to \overline{RB} Low | Max | 30 | 30 | ns |
| t_{VCHWL} | t_{VCS} | V_{CC} High to Write Enable Low | Min | 50 | 50 | μs |

Note: 1. Sampled only, not 100% tested.


Figure 10. Write AC Waveforms, Chip Enable Controlled


Table 17. Reset/Block Temporary Unprotect AC Characteristics
 ($T_A = 0$ to $70\text{ }^{\circ}\text{C}$, -40 to $85\text{ }^{\circ}\text{C}$ or -40 to $125\text{ }^{\circ}\text{C}$)

| Symbol | Alt | Parameter | | M29F100B | | Unit |
|--|-------------|--|-----|----------|---------------|---------------|
| | | | | 45 | 70 / 90 / 120 | |
| $t_{PHWL}^{(1)}$ t_{PHEL} $t_{PHGL}^{(1)}$ | t_{RH} | \overline{RP} High to Write Enable Low, Chip Enable Low, Output Enable Low | Min | 50 | 50 | ns |
| $t_{RHWL}^{(1)}$ $t_{RHEL}^{(1)}$ $t_{RHGL}^{(1)}$ | t_{RB} | \overline{RB} High to Write Enable Low, Chip Enable Low, Output Enable Low | Min | 0 | 0 | ns |
| t_{PLPX} | t_{RP} | \overline{RP} Pulse Width | Min | 500 | 500 | ns |
| $t_{PLYH}^{(1)}$ | t_{READY} | \overline{RP} Low to Read Mode | Max | 10 | 10 | μs |
| $t_{PHPHH}^{(1)}$ | t_{VIDR} | \overline{RP} Rise Time to V_{ID} | Min | 500 | 500 | ns |

Note: 1. Sampled only, not 100% tested.

Figure 11. Reset/Block Temporary Unprotect AC Waveforms




Table 18. Ordering Information Scheme

| | | | | | |
|---|-----------|----|---|---|---|
| Example: | M29F100BB | 55 | N | 1 | T |
| Device Type M29 | | | | | |
| Operating Voltage F = V _{CC} = 5V ± 10% | | | | | |
| Device Function 100B = 1 Mbit (128Kb x8 or 64Kb x16), Boot Block | | | | | |
| Array Matrix T = Top Boot B = Bottom Boot | | | | | |
| Speed 45 = 45 ns 70 = 70 ns 90 = 90 ns 120 = 120 ns | | | | | |
| Package N = TSOP48: 12 x 20 mm M = SO44 | | | | | |
| Temperature Range 1 = 0 to 70 °C 3 = -40 to 125 °C 6 = -40 to 85 °C | | | | | |
| Option T = Tape & Reel Packing | | | | | |

Note: The last two characters of the ordering code may be replaced by a letter code for preprogrammed parts, otherwise devices are shipped from the factory with the memory content bits erased to '1'.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

Table 19. Revision History


| Date | Revision Details |
|-----------|---|
| July 1999 | First Issue |
| 07/28/00 | New document template Document type: from Preliminary Data to Data Sheet Chip Erase Max. specification added (Table 9) Block Erase Max. specification added (Table 9) Program Max. specification added (Table 9) Chip Program Max. specification added (Table 9) I _{CC1} and I _{CC3} Typ. specification added (Table 13) I _{CC3} Test Condition change (Table 13) Status Register bit DQ5 clarification Data Polling Flowchart diagram change (Figure 4) Data Toggle Flowchart diagram change (Figure 5) |

M29F100BT, M29F100BB

Table 20. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, Package Mechanical Data

| Symbol | millimeters | | | inches | | |
|----------|-------------|--------|--------|--------|--------|--------|
| | Typ | Min | Max | Typ | Min | Max |
| A | | | 1.200 | | | 0.0472 |
| A1 | 0.100 | 0.050 | 0.150 | 0.0039 | 0.0020 | 0.0059 |
| A2 | 1.000 | 0.950 | 1.050 | 0.0394 | 0.0374 | 0.0413 |
| B | | 0.170 | 0.270 | | 0.0067 | 0.0106 |
| C | | 0.100 | 0.210 | | 0.0039 | 0.0083 |
| D | | 19.800 | 20.200 | | 0.7795 | 0.7953 |
| D1 | | 18.300 | 18.500 | | 0.7205 | 0.7283 |
| e | 0.500 | – | – | 0.0197 | – | – |
| E | | 11.900 | 12.100 | | 0.4685 | 0.4764 |
| L | | 0.500 | 0.700 | | 0.0197 | 0.0276 |
| α | | 0° | 5° | | 0° | 5° |
| N | 48 | | | 48 | | |
| CP | | | 0.100 | | | 0.0039 |

Figure 12. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, Package Outline




Drawing is not to scale.

Table 21. SO44 - 44 lead Plastic Small Outline, 525 mils body width, Package Mechanical Data

| Symbol | millimeters | | | inches | | |
|----------|-------------|--------|--------|--------|--------|--------|
| | Typ | Min | Max | Typ | Min | Max |
| A | | 2.420 | 2.620 | | 0.0953 | 0.1031 |
| A1 | | 0.220 | 0.242 | | 0.0087 | 0.0095 |
| A2 | | 2.250 | 2.350 | | 0.0886 | 0.0925 |
| B | | | 0.500 | | | 0.0197 |
| C | | 0.100 | 0.250 | | 0.0039 | 0.0098 |
| D | | 28.100 | 28.300 | | 1.1063 | 1.1142 |
| e | 1.270 | — | — | 0.0500 | — | — |
| E | | 13.200 | 13.400 | | 0.5197 | 0.5276 |
| H | | 15.900 | 16.100 | | 0.6260 | 0.6339 |
| L | 0.800 | — | — | 0.0315 | — | — |
| α | 3° | — | — | 3° | — | — |
| N | 44 | | | 44 | | |
| CP | | | 0.100 | | | 0.0039 |

Figure 13. SO44 - 44 lead Plastic Small Outline, 525 mils body width, Package Outline



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
® 2000 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>